0
0
0
0
#FPGA
Latest posts tagged with #FPGA on Bluesky
Posts tagged #FPGA
Aegis: a fully open-source FPGA, from the silicon up Aegis is a fully open-source FPGA, from the silicon up. Open-source FPGA efforts have made huge strides: projects like Project IceStorm and Apic...
#fpga #open #source #open #source #hardware
Origin | Interest | Match
1
0
0
0
Ever got caught with a numeric literal that was too big for a Clash (or otherwise Haskell) Type and didn’t get a warning or an error?
Yeah, us too! So we introduce a new package: `checked-literals` Read more about it in the new post:
clash-lang.org/blog/0009-ch...
#haskell #fpga
0
0
0
0
A screenshot of a SuperStation FPGA device with a white background.
We have a new thread on @giantbomb.com discussing how to best get into FPGA retro gaming. Do any of you have advice? Which devices or set-ups do you recommend?
Share over here!
Link: forum.giantbomb.com/topic/444/ge...
#games #gaming #retro #retrogaming #FPGA #giantbomb #superstation
5
2
0
0
C64 Ultimate Founders Edition Unboxing Up Close
#Commodore64 #C64 #C64Ultimate #RetroComputing #FPGA #iNimbleSloth #Commodore
theoasisbbs.com/c64-ultimate...
1
0
0
0
1
0
0
0
Et... la vidéo du stream de ce matin est disponible sur Youtube. Petit voyage dans les coulisses du linker et victoire final pour utiliser les 8 Mio de SDRAM avec notre code en C \o/ #FPGA #LITEX
www.youtube.com/watch?v=Fi0x...
5
2
0
1
Victoire \o/ La carte Colorlight a subi sa transplantation de SDRAM avec succès, 8Mio (M12L64322A) -> 32 Mio (IS42S32800) et le mem_test semble positif. Quelques étranges problèmes d'alimentation (ou de bruit) subsistent, WIP donc... #FPGA #LITEX
6
1
1
0
Dans 5 minutes on fouille dans la mémoire de notre SoC #RISCV sur #FPGA ECP5 avec #LITEX...
www.twitch.tv/Lefinnois_
3
1
0
0
Demain on remet le couvert avec notre #FPGA Lattice ECP5 avec #LiteX et on va creuser dans la mémoire, l'éditeur de liens et le crt0.S pour utiliser les 8 Mio de SDRAM. Et ça se passe sur Twitch à 8 heures pétantes: www.twitch.tv/lefinnois_
4
1
0
1
今日はブログ記事書く日かな。
#FPGA
0
0
0
0
4
1
2
0
Earthrise 2D drawing test image on widescreen monitor driven by an FPGA dev board over HDMI. A mixture of lines, triangles, and circles in greens and oranges.
The drawing engine refactor was getting chunky, so I merged it. If you want to have a play, there are a few (not enough) details on the 🏝️ Isle.Computer blog: projectf.io/isle/2d-draw...
This refactor will allow me to share vram between CPU and drawing engine for the first Isle release. #FPGA
0
0
0
0
wolfTPM now enables firmware TPM (fTPM) support.
- TPM 2.0 command support
- TrustZone, FPGA, and isolated core deployments
- Measured boot & remote attestation
- FIPS 140-3 crypto options
Built for embedded security at scale 🔐
Learn more: www.wolfssl.com/anno...
#TPM #fTPM #FIPS #FPGA
0
0
0
0
0
0
0
0
New Video: youtu.be/7DZ8gtORx-Y
A big round up of new and innovative products from @heber-limited.bsky.social including #misterfpga add-ons for the Multisystem, arcade #FPGA and much more.
43
5
1
0
Adding an enable signal to 🏝️ Isle.Computer drawing engine was more of a pain than I expected, but we're now ready to share vram access with the CPU. On the plus side, this also allows you to slow the action down so you can see the drawing happen. #FPGA #verilog
6
0
1
0
Le replay sur stream de ce matin (leds et code C sur #FPGA avec #LiteX) est maintenant disponible sur Youtube (+ la playlist à jour avec les 5 vidéos de la série):
www.youtube.com/watch?v=w4RY...
www.youtube.com/watch?v=KIH3...
8
9
0
1
Dans 5mn on se réveille doucement en faisant clignoter des leds et avant de faire exécuter notre code par le SoC RISCV construit avec #LiteX sur notre notre #FPGA Lattice ECP5 !
www.twitch.tv/lefinnois_
4
4
0
0
Demain dimanche 8h (CEST, pas CET😉) on continue d'explorer les #FPGA avec #LiteX. Au menu, du C, une pointe d'ASM et de l'édition de liens pour l'incontournable HelloWorld sur notre SoC #RISCV.
Et ça se passe ici : www.twitch.tv/lefinnois_
6
2
0
1
Wir haben auf unserer GitHub Seite ein paar kleinere Schaltungen für verschiedene Vampire Karten von Apollo Computer veröffentlicht.
#commodore #amiga #amigaos #amigaworld #vampire #fpga #hardware #retro #github
github.com/AMIGAworld
1
0
0
0
Fun in the frequency domain 🤓 Camera pointed at it's own display also showing audio FFT for cool glitchy visualizer effect. Video processing all done in PipelineC hardware. And how?
github.com/JulianKemmer...
#hardware #fpga #dsp #rtl #hdl #hls #verilog #vhdl #pipelinec
0
0
0
0
SystemLisp - an HDL simulator written in Common Lisp
https://github.com/systemlisp
#lisp #commonlisp #hdl #rtl #verilog #design #verification #vhdl #systemverilog #vlsi #programming #fpga
0
0
0
0
Swim (the spade build tool) now supports GateMate FPGAs.
Super cool to have a European made #fpga with official open source tools on my desk :)
8
2
0
0
Ultimate Control Demo Shows a New Side of the Commodore 64 Ultimate
#Commodore64 #C64Ultimate #RetroComputing #GhettofingerGaming #JerryGray #FPGA #Commodore
theoasisbbs.com/ultimate-con...
1
0
0
0
The 3dfx Voodoo 1 just got an open-source FPGA core
Hardware developer Francisco Ayala Le Brun has released SpinalVoodoo, an open-source project that recreates the classic 3dfx Voodoo 1 graphics card.
#Retro #fpga #emulation #pcgaming #3dfx
10
3
0
0
Проект написан на относительно экзотическом SpinalHDL, который, в свою очередь, генерирует более привычный VHDL/Verilog.
Не думаю что удастся засунуть Voodoo в MiSTer, так как ядро 486 уже и так довольно толстое. Но возможно будет подспорьем для будущих FPGA-платформ.
#новости #fpga
0
0
0
0
पिछले 30 मिनट के विषय 🧭:
1. धकर ⬆
2. नबर 🆕
3. FPGA 🆕
4. टवर 🆕
5. करत 🆕
6. सरफ 🆕
7. MWPM 🆕
8. हतर 🆕
9. टमत 🆕
10. #FPGA 🆕
0
0
0
0
Pesquisadores de Chalmers e Gotemburgo construíram um decodificador de Rede Neural em Grafo acelerado por FPGA, alcançando latência inferior a 1μs com uma taxa de erro de 1,47×10⁻⁵ — 13% melhor que o MWPM — para códigos de superfície até distância 7.
#CorreçãoDeErrosQuânticos #FPGA #Notícias
0
0
0
0
חוקרים מ-Chalmers וגתנבורג בנו מפענח רשת נוירונים גרפית (GNN) מואץ FPGA המשיג זמן תגובה של פחות מ-1 מיקרו-שנייה עם שיעור שגיאות של 1.47×10⁻⁵ — שיפור של 13% לעומת MWPM — עבור קודי פני שטח עד מרחק 7.
#תיקוןשגיאותקוונטי #FPGA #חדשות
0
0
0
0